EL365901656

Please type a plus sign (+) inside this box → [+]

PTO/SB/05 (4/98)
Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office. U.S DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 C F R. § 1 53(b))

Attorney Docket No.	MI22-1106
First Inventor or Application Identifier	Suiit Sharan
Title	Plasma Etching Process and Chemical etc.
Express Mail Label No.	EL365901656US

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

1. [X] * Fee Transmittal Form *(e.g., PTO/SB/17)* *(Submit an original and a duplicate for fee processing)*
2. [X] Specification [Total Pages 25] *(preferred arrangement set forth below)*
   - Descriptive title of the Invention Plus Title Page
   - Cross References to Related Applications
   - Statement Regarding Fed sponsored R & D
   - Reference to Microfiche Appendix
   - Background of the Invention
   - Brief Summary of the Invention
   - Brief Description of the Drawings *(if filed)*
   - Detailed Description
   - Claim(s)
   - Abstract of the Disclosure
3. [X] Drawing(s) *(35 U.S.C. 113)* [Total Sheets 3]
4. Oath or Declaration [Total Pages 3]
   a. [X] Newly executed (original or copy)
   b. [ ] Copy from a prior application (37 C.F.R. § 1.63(d)) *(for continuation/divisional with Box 16 completed)*
      i. [ ] DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).

NOTE FOR ITEMS 1 & 13 IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).

5. [ ] Microfiche Computer Program *(Appendix)*
6. Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all necessary)*
   a. [ ] Computer Readable Copy
   b. [ ] Paper Copy (identical to computer copy)
   c. [ ] Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

7. [X] Assignment Papers (cover sheet & document(s))
8. [ ] 37 C.F.R.§3.73(b) Statement *(when there is an assignee)* [X] Power of Attorney
9. [ ] English Translation Document *(if applicable)*
10. [ ] Information Disclosure Statement (IDS)/PTO-1449 [ ] Copies of IDS Citations
11. [ ] Preliminary Amendment
12. [X] Return Receipt Postcard (MPEP 503) *(Should be specifically itemized)*
13. [ ] * Small Entity Statement(s) *(PTO/SB/09-12)* [ ] Statement filed in prior application Status still proper and desired
14. [ ] Certified Copy of Priority Document(s) *(if foreign priority is claimed)*
15. [X] Other: Check

16. **If a CONTINUING APPLICATION,** *check appropriate box, and supply the requisite information below and in a preliminary amendment:*

[ ] Continuation [ ] Divisional [ ] Continuation-in-part (CIP) of prior application No. _____/_____

Prior application information: Examiner _____ *Group / Art Unit.* _____

For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

17. CORRESPONDENCE ADDRESS

[X] *Customer Number or Bar Code Label* 021567 *(Insert Customer No or Attach bar code label here)* or [X] *Correspondence address below*

Name	Mark S. Matkin Wells, St. John, Roberts, Gregory & Matkin P.S.				
Address					
City		State		Zip Code	
Country		Telephone		Fax	

Name (Print/Type)	Mark S. Matkin	Registration No. (Attorney/Agent)	32,268
Signature		Date	7/22/99

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

Plasma Etching Process And Chemical Vapor Deposition Process Of Depositing A Material Over A Semiconductor Substrate

* * * * *

INVENTORS

Sujit Sharan
Gurtej S. Sandhu
Guy T. Blalock

ATTORNEY'S DOCKET NO. MI22-1106

Plasma Etching Process And Chemical Vapor Deposition Process Of Depositing A Material Over A Semiconductor Substrate

TECHNICAL FIELD

This invention relates to plasma etching processes and to chemical vapor deposition processes of depositing materials over semiconductor substrates.

BACKGROUND OF THE INVENTION

In the processing of integrated circuits, electrical contact is typically made to isolated active device regions formed within a wafer substrate typically comprising monocrystalline silicon. The active regions are typically connected by high electrically conductive paths or lines which are fabricated above an insulative material formed over the substrate surface. Further, electrical contact is also typically made to other conductive regions received outwardly of the wafer, such as to conductive lines, contact plugs and other devices. To provide electrical connection between two conductive regions, an opening in an insulative layer is typically etched to the desired regions to enable subsequently formed conductive films to make electrical connection with such regions.

The drive for integrated circuits of greater complexity, performance and reduced size has driven designers to shrink the size of devices in the horizontal plane. Yet to avoid excessive current density, the horizontal scaling has not necessarily been accompanied by a reduction

in the vertical dimension. This has resulted in an increase of the ratio of device height to device width, something generally referred to as aspect ratio, and particularly with respect to contact openings.

Increased aspect ratio can result in difficulties in the overall etching process typically used to etch openings through insulative materials for making an electrical contact. For example, one common insulating material within or through which electrical contact openings are etched is borophosphosilicate glass (BPSG). A typical process for etching a contact opening in such material includes dry anisotropic etching, with or without plasma. The ever increasing aspect ratios of contact openings has been accompanied by undesired deposits or residue remaining behind on the sidewalls or base of the contact openings at the conclusion of the etch. This residue is typically in the form of a tenacious and insulative carbon polymer derived from one or both of photoresist which is undesirably removed during the etch or the etching gases themselves used to etch the contact opening through the insulator. The insulative residue at best reduces the contact area available for the desired region to which electrical connection is to be made. At worst, it can completely occlude subsequently deposited conductive material from making suitable electrical contact with the desired region. Residue material might also be present in the form of native silicon dioxide and sub-stoichiometric oxide. Such can by themselves increase contact resistance, particularly with sub-stoichiometric oxide which adversely affects silicidation when forming silicide contacts.

While the invention was principally motivated and resulted from achieving solutions to the above-identified problems, the invention is not so limited, with the scope being defined by the accompanying claims as literally worded and interpreted in accordance with the Doctrine of Equivalents.

SUMMARY OF THE INVENTION

The invention comprises plasma etching processes and chemical vapor deposition processes of depositing a material over a semiconductor substrate. In one implementation, a plasma etching process comprises forming a carbon containing material over a semiconductor substrate. The carbon containing material is plasma etched from the substrate at a temperature of at least 400°C using a hydrogen or oxygen containing plasma.

In one implementation, a plasma etching process includes forming a masking layer over a substrate. The masking layer is patterned to form openings therein. Material beneath the masking layer is etched through the openings. After such etching, the masking layer is removed from the substrate. After such removing and before subsequently depositing any material over the substrate, the substrate is plasma etched at a temperature of at least 400°C.

In one implementation, a semiconductor plasma etching process comprises first etching material from a substrate and forming an

undesired residue at least partially over the substrate during the first etching. After the first etching and before subsequently depositing any material over the substrate, the undesired residue is plasma etched from the substrate.

In one implementation, a chemical vapor deposition process of depositing a material over a semiconductor substrate comprises positioning a semiconductor substrate within a plasma enhanced chemical vapor deposition reactor. The substrate is plasma etched within the reactor using a first gas chemistry. After the plasma etching, a material is chemical vapor deposited over the semiconductor substrate within the reactor using a second gas chemistry without removing the substrate from the reactor between the etching and the depositing.

In one implementation, a method of forming a conductive contact includes forming an insulative material over a silicon comprising substrate. An opening is formed into the insulative material over a node location on the silicon comprising substrate to which electrical connection is desired. First plasma etching is conducted within the opening using a gas chemistry comprising hydrogen and exposing silicon of the substrate to said plasma hydrogen. After the first plasma etching, second plasma etching is conducted within the opening using a gas chemistry comprising chlorine. After the second plasma etching, a silicide material is formed within the opening in contact with silicon of the substrate.

BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 is a diagrammatic fragmentary view of a semiconductor wafer fragment at one processing step in accordance with the invention.

Fig. 2 is a view of the Fig. 1 wafer at a processing step subsequent to that shown by Fig. 1.

Fig. 3 is a view of the Fig. 1 wafer at a processing step subsequent to that shown by Fig. 2.

Fig. 4 is a view of the Fig. 1 wafer at a processing step subsequent to that shown by Fig. 3.

Fig. 5 is a view of the Fig. 1 wafer at a processing step subsequent to that shown by Fig. 4.

Fig. 6 is a view of the Fig. 1 wafer at a processing step subsequent to that shown by Fig. 5.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

Referring to Fig. 1, a semiconductor wafer fragment is indicated generally with reference numeral 10. Such comprises a bulk monocrystalline silicon semiconductor substrate 12 having an exemplary

conductive diffusion region 14 formed therein. In the context of this document, the term "semiconductor substrate" is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.

An electrically insulative layer 16, such as BPSG, is formed over substrate 12. A masking layer 18 is formed thereover. An example and preferred material for layer 18 is photoresist, whereby photolithography will be utilized to pattern a contact opening to diffusion region 14. Any other masking layer, whether conductive or insulative, is contemplated, with silicon dioxide and silicon nitride being examples utilized alone or in combination with other overlying masking layers. Further, no masking layer might be utilized.

Referring to Fig. 2, masking layer 18 is patterned to form openings therein (preferably therethrough), such as illustrated opening 20 over diffusion region 14.

Referring to Fig. 3, layer 16 beneath masking layer 18 through opening 20 is etched from the substrate. Such etching is preferably a dry anisotropic etch, with or without plasma, and is conducted to form an opening 21 and outwardly expose region 14, and is conducted

substantially selective relative to layer 16 and region 14. An example dry etching gas chemistry would include carbon and halogen components, with CF_4 being but one example. Wet or other etching could also be conducted, but the invention is described principally with respect to the above Background section-described problem which motivated the invention. Etching in the described or other manners can undesirably produce residue or deposits 22 at least partially over the substrate during the first etching, such as within the base of the contact opening as shown. Such are typically in the form of carbon containing polymers resulting from one or both of photoresist material undesirably removed during the etch or from the etching gases themselves.

The above-described and depicted processing is but one example whereby some material is etched from a substrate and an undesired residue is formed at least partially over the substrate during the etch. Such also is but one method of forming a carbon containing material over a semiconductor substrate. Alternate etchings which form a residue and alternate methods of forming carbon containing materials are of course contemplated. By way of example only, a carbon containing material might be formed over a semiconductor substrate by a deposition, cleaning, other etching or other processes. Further by way of example only, an undesired residue which may or may not be a carbon containing polymer could be formed over the substrate by other etching processes, including but not limited to wet or dry etching and

etching process where conductive materials are being etched to form conductive lines or other device components.

Referring to Fig. 4, masking layer 18 has been removed from the substrate after the etching to produce opening 21.

Referring to Fig. 5 and preferably before subsequently depositing any material over the substrate, plasma etching of the substrate is conducted. Preferably, such plasma etching is conducted to remove the undesired residue from the substrate, and more preferably is conducted to be selective relative to removal of layer 16 and all other exposed material of the wafer. The plasma etching is preferably conducted at a temperature of least 400°C, and even more preferably at a temperature of at least 600°C. Further, the temperature is preferably not allowed to rise above 800°C. Pressure is preferably maintained at from 1 mTorr to 10 Torr. The plasma preferably contains hydrogen or oxygen which in the case of a carbon containing material, such as a residue comprising a carbon polymer, is effective and substantially selective in removing such material from the substrate relative to the typical oxide and silicon materials on the wafer. Hydrogen or oxygen containing plasmas could be utilized alone, or the plasma might comprise some suitable combination. Preferably, the hydrogen containing plasma is derived at least in part from one or both of H_2 and NH_3. Further, the plasma can predominately comprise hydrogen. Example oxygen containing plasmas can be derived from, for example, O_2 and

O_3. The plasma might also contain other reactive or inert gases, with Ar being but one example.

A specific example process utilized a 6-liter Applied Materials Centura 5200™ single-wafer reactor, which is a parallel plate capacitively coupled reactor. Preferred power in accordance with an aspect of the invention using such a reactor is from 100 to 1000 watts, with 300 watts being utilized in this example. Wafer temperature was maintained at 635°C, with reactor pressure being held at 1.5 Torr. The gas flow to the reactor was H_2 and Ar at respective flow rates of 2000 sccm and 1000 sccm. The etch was conducted on a wafer comprising a carbon polymer containing residue derived from a previous dry anisotropic etch of BPSG relative to a monocrystalline silicon substrate, with in this example a contact opening having an aspect ratio of 8:1 having previously been etched. The subsequent plasma etching was conducted for 30 seconds, and selectively removed the carbon containing polymer from the substrate relative to the otherwise exposed oxide and silicon materials.

One preferred implementation of the invention comprises conducting such plasma etching within a plasma enhanced chemical vapor deposition reactor just prior to chemical vapor depositing of a film over the wafer in such reactor with or without plasma. In a preferred implementation, a semiconductor substrate is positioned within the plasma enhanced chemical vapor deposition reactor. The substrate has some residue such as a carbon containing polymer formed at least

partially thereover, and typically as the result of previous processing, for example in other equipment (i.e., the substrate of Fig. 4). Plasma etching of the substrate is conducted within the reactor using a first gas chemistry, for example, the chemistries and conditions described above (i.e., to produce the result of Fig. 5.) After the plasma etching, a material is deposited, for example chemical vapor deposited with or without plasma, over the semiconductor substrate within the reactor using a suitable second deposition gas chemistry without removing the substrate from the reactor between the etching and the depositing (i.e, to produce a layer 24 such as shown in Fig. 6). Where the plasma etching and chemical vapor depositing are conducted both subatmospheric, the substrate is preferably not exposed to atmospheric or higher pressure conditions intermediate the plasma etching and the depositing. Example preferred materials for filling contact opening 21 include silicides at the base of the contact and overlying polysilicon or tungsten. The silicide can be formed, by way of example only, by refractory metal deposition and anneal, or by chemical vapor deposition directly of the silicide.

When etching with hydrogen after contact formation over a silicon containing substrate in accordance with an aspect of the invention, it has been discovered that silicide contacts at the base of the opening can have less than optimum conductivity. Apparently, a tenacious hydrogen-silicon bond can form on the silicon from the plasma treatment. Such can lead to formation of overly thin silicide in these

portions, thus leading to increased resistance. Accordingly, a preferred additional plasma etching is conducted using another gas chemistry (preferably comprising chlorine, or hydrogen and chlorine) intermediate the etching with the first gas chemistry and depositing with the second gas chemistry. The chlorine is preferably derived from one or both of Cl_2 and HCl. Hydrogen might also be present from H_2.

Using the above described 6-liter reactor as an example, preferred power is from 100 to 1000 watts, with 200 watts being a specific example. Wafer temperature is preferably maintained between 200°C and 800°C, with 200°C and 400°C being specific examples. Pressure is preferably maintained between 1 mTorr and 100 Torr, with 5 Torr being a specific example. An example gas flow would be 100 sccm of Cl_2 and 100 sccm of Ar. Where hydrogen is also being fed to the reactor, preferably at least 10% of the reactive gas flow will comprise hydrogen. One specific example would be a 1:1 volumetric flow ratio of H_2 to Cl_2. Etching time is preferably between 5 seconds and 30 seconds. Reduction to practice examples showed increased thickness of the silicide which was formed subsequently, increased conductivity, and lower chlorine and oxygen incorporation in the films after treatment with a chlorine containing plasma.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means

herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.

CLAIMS:

1. A plasma etching process comprising:

forming a carbon containing material over a semiconductor substrate; and

plasma etching the carbon containing material from the substrate at a temperature of at least 400°C using a hydrogen or oxygen containing plasma.

2. The plasma etching process of claim 1 wherein the temperature is at least 600°C.

3. The plasma etching process of claim 1 wherein the plasma contains hydrogen and oxygen.

4. The plasma etching process of claim 1 wherein the plasma contains oxygen.

5. The plasma etching process of claim 1 wherein the plasma contains hydrogen.

6. The plasma etching process of claim 5 wherein the hydrogen containing plasma is derived at least in part from H_2.

7. The plasma etching process of claim 5 wherein the hydrogen containing plasma is derived at least in part from NH_3.

8. The plasma etching process of claim 5 wherein the carbon containing material comprises a polymer.

9. The plasma etching process of claim 1 wherein the plasma is predominately comprised of hydrogen.

10. The plasma etching process of claim 1 further comprising after said plasma etching, further plasma etching using a gas comprising chlorine.

11. The plasma etching process of claim 10 further comprising after said plasma etching, further plasma etching using a gas comprising a mixture of chlorine and hydrogen.

12. The plasma etching process of claim 10 further comprising after said plasma etching, further plasma etching using a gas comprising a mixture of Cl_2 and H_2.

13. The plasma etching process of claim 10 wherein the chlorine is derived at least in part from Cl_2.

14. The plasma etching process of claim 10 wherein the chlorine is derived at least in part from HCl.

15. A plasma etching process comprising:

forming a masking layer over a substrate;

patterning the masking layer to form openings therein;

first etching material beneath the masking layer through the openings;

after the first etching, removing the masking layer from the substrate; and

after the removing and before subsequently depositing any material over the substrate, plasma etching the substrate at a temperature of at least 400°C.

16. The plasma etching process of claim 15 wherein the plasma comprises oxygen.

17. The plasma etching process of claim 15 wherein the plasma comprises hydrogen.

18. The plasma etching process of claim 17 wherein the hydrogen containing plasma is derived at least in part from H_2.

19. The plasma etching process of claim 17 wherein the hydrogen containing plasma is derived at least in part from NH_3.

20. The plasma etching process of claim 15 wherein the plasma is predominately comprised of hydrogen.

21. The plasma etching process of claim 15 wherein the temperature is at least 600°C.

22. The plasma etching process of claim 15 wherein the first etching leaves a residue at least partially over the substrate, the plasma etching removing the residue from the substrate.

23. The plasma etching process of claim 15 comprising after the removing and before subsequently depositing any material over the substrate, conducting at least two plasma etchings using different reactive gas chemistries, one of the at least two plasma etchings being said plasma etching at a temperature of at least 400°C, another of the at least two plasma etchings being subsequent to the one and using a gas chemistry comprising chlorine.

24. The plasma etching process of claim 23 wherein the another plasma etching is conducted at a temperature of at least 400°C.

25. A semiconductor plasma etching process comprising:

first etching material from a substrate and forming an undesired residue at least partially over the substrate during the first etching; and

after the first etching and before subsequently depositing any material over the substrate, plasma etching the undesired residue from the substrate.

26. The plasma etching process of claim 25 wherein the first etching comprises dry etching.

27. The plasma etching process of claim 25 wherein the first etching comprises wet etching.

28. The plasma etching process of claim 25 wherein the residue comprises a carbon containing polymer.

29. The plasma etching process of claim 25 wherein the residue is not a polymer.

30. The plasma etching process of claim 25 wherein the plasma etching is conducted at a temperature of at least 400°C.

31. The plasma etching process of claim 25 wherein the plasma etching is conducted at a temperature of at least 600°C.

32. The plasma etching process of claim 25 wherein the plasma etching is conducted substantially selective to remove the residue relative to all other exposed material of the substrate.

33. The plasma etching process of claim 25 wherein the residue comprises a carbon containing polymer, and the plasma etching is conducted at a temperature of at least 400°C.

34. The plasma etching process of claim 25 wherein the residue comprises a carbon containing polymer, and the plasma etching is conducted at a temperature of at least 600°C.

35. A plasma etching process comprising:

forming a photoresist layer over a semiconductor substrate;

patterning the photoresist layer to form openings therethrough;

dry etching a first layer immediately beneath the photoresist layer through the openings and forming a carbon containing polymer residue at least partially over the substrate during the first etching;

after the dry etching, removing the photoresist layer from the substrate; and

after the removing and before subsequently depositing any material over the substrate, plasma etching the carbon containing polymer residue from the substrate substantially selectively relative to the first layer.

36. The plasma etching process of claim 35 wherein the plasma etching is conducted at a temperature of at least 400°C.

37. The plasma etching process of claim 35 wherein the plasma etching is conducted at a temperature of at least 600°C.

38. The plasma etching process of claim 35 wherein the plasma comprises oxygen.

39. The plasma etching process of claim 35 wherein the plasma comprises hydrogen.

40. The plasma etching process of claim 39 wherein the plasma is derived at least in part from H_2.

41. The plasma etching process of claim 39 wherein the plasma is derived at least in part from NH_3.

42. A chemical vapor deposition process of depositing a material over a semiconductor substrate comprising:

positioning a semiconductor substrate within a plasma enhanced chemical vapor deposition reactor;

plasma etching the substrate within the reactor using a first gas chemistry; and

after the plasma etching, chemical vapor depositing a material over the semiconductor substrate within the reactor using a second gas chemistry without removing the substrate from the reactor between the etching and the depositing.

43. The plasma etching process of claim 42 wherein the plasma etching and the depositing are conducted at subatmospheric pressure, the substrate not being exposed to atmospheric pressure intermediate the plasma etching and the depositing.

44. The plasma etching process of claim 42 wherein the plasma etching is conducted at a temperature of at least 400°C.

45. The plasma etching process of claim 42 wherein the plasma etching is conducted at a temperature of at least 600°C.

46. The plasma etching process of claim 42 wherein the first chemistry comprises oxygen.

47. The plasma etching process of claim 42 wherein the first chemistry comprises hydrogen.

48. The plasma etching process of claim 42 wherein the substrate has a residue formed at least partially thereover the result of previous processing, the plasma etching removing the residue from the substrate.

49. The plasma etching process of claim 42 wherein the substrate has a carbon containing polymer formed at least partially thereover, the plasma etching removing the carbon containing polymer from the substrate.

50. The plasma etching process of claim 42 wherein the substrate has a carbon containing polymer residue formed at least partially thereover the result of previous processing, the plasma etching removing the carbon containing polymer residue from the substrate.

51. The plasma etching process of claim 42 comprising plasma etching the substrate within the reactor using another gas chemistry different from the first and second gas chemistries intermediate the plasma etching with the first gas chemistry and the depositing.

52. The plasma etching process of claim 51 wherein the another gas chemistry comprises chlorine.

53. The plasma etching process of claim 52 wherein the another gas chemistry comprises hydrogen.

54. A method of forming a conductive contact comprising:

forming an insulative material over a silicon comprising substrate;

forming an opening into the insulative material over a node location on the silicon comprising substrate to which electrical connection is desired;

first plasma etching within the opening using a gas chemistry comprising hydrogen and exposing silicon of the substrate to said plasma hydrogen;

after the first plasma etching, second plasma etching within the opening using a gas chemistry comprising chlorine; and

after the second plasma etching, forming a silicide material within the opening in contact with silicon of the substrate.

55. The method of claim 54 wherein the silicide material is formed by refractory metal deposition and anneal.

56. The method of claim 54 wherein the silicide material is formed by chemical vapor deposition of the silicide material.

57. The method of claim 54 wherein the gas chemistry comprising hydrogen comprises H_2.

58. The method of claim 54 wherein the gas chemistry comprising chlorine comprises Cl_2.

59. The method of claim 54 wherein the gas chemistry comprising chlorine comprises HCl.

60. The method of claim 54 wherein the first plasma etching, the second plasma etching, and at least some of the silicide material forming all occur in the same chamber.

ABSTRACT OF THE DISCLOSURE

In one implementation, a plasma etching process includes forming a carbon containing material over a semiconductor substrate. The carbon containing material is plasma etched from the substrate at a temperature of at least 400°C using a hydrogen or oxygen containing plasma. In one implementation, a plasma etching process includes forming a masking layer over a substrate. The masking layer is patterned to form openings therein. Material beneath the masking layer is etched through the openings. After such etching, the masking layer is removed from the substrate. After such removing and before subsequently depositing any material over the substrate, the substrate is plasma etched at a temperature of at least 400°C. In one implementation, a semiconductor plasma etching process includes first etching material from a substrate and forming an undesired residue at least partially over the substrate during the first etching. After the first etching and before subsequently depositing any material over the substrate, the undesired residue is plasma etched from the substrate. In one implementation, a chemical vapor deposition process of depositing a material over a semiconductor substrate includes positioning a semiconductor substrate within a plasma enhanced chemical vapor deposition reactor. The substrate is plasma etched within the reactor using a first gas chemistry. After the plasma etching, a material is chemical vapor deposited over the semiconductor substrate within the

reactor using a second gas chemistry without removing the substrate from the reactor between the etching and the depositing.



Fig. 1



Fig. 2



Fig 3



Fig 4



Fig 5



Fig 6

DECLARATION OF JOINT INVENTORS FOR PATENT APPLICATION

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: **Plasma Etching Process And Chemical Vapor Deposition Process Of Depositing A Material Over A Semiconductor Substrate**, the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations §1.56.

PRIOR FOREIGN APPLICATIONS:

I hereby state that no applications for foreign patents or inventor's certificates have been filed prior to the date of execution of this declaration.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful

false statement may jeopardize the validity of the application or any patent issued therefrom.

* * * * * * * * * * *

Full name of inventor: **Sujit Sharan**

Inventor's Signature: _____

Date: July 8, 1999.

Residence: **Boise, Idaho**

Citizenship: **India**

Post Office Address: **5683 S. Alyssum Place**
Boise, ID 83706

* * * * * * * * * * *

Full name of inventor: **Gurtej S. Sandhu**

Inventor's Signature: _____

Date: July, 6, 1999

Residence: **Boise, Idaho**

Citizenship: **U.K.**

Post Office Address: **2964 E. Parkriver Drive**
Boise, ID 83706

* * * * * * * * * * *

Full name of inventor: **Guy T. Blalock**

Inventor's Signature: 

Date: 7/16/99

Residence: **Boise, Idaho**

Citizenship: **U.S.A.**

Post Office Address: **8101 Silkwood Court**
Boise, ID 83704

EL365901656

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No. ..... Filed Herewith
Filing Date ..... Filed Herewith
Inventor ..... Sujit Sharan et al.
Assignee ..... Micron Technology, Inc.
Group Art Unit ..... Unassigned
Examiner ..... Unassigned
Attorney's Docket No. MI22-1106
Title: Plasma Etching Process And Chemical Vapor Deposition Process Of Depositing A Material Over A Semiconductor Substrate

POWER OF ATTORNEY BY ASSIGNEE AND CERTIFICATE BY ASSIGNEE UNDER 37 CFR §3.73(b)

To: Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

MICRON TECHNOLOGY, INC., the Assignee of the entire right, title and interest in the above-identified patent application by assignment attached hereto, hereby appoints the attorneys and agents of the firm of WELLS, ST. JOHN, ROBERTS, GREGORY & MATKIN P.S., listed as follows:

Richard J. St. John	Reg. No. 19,363
David P. Roberts	Reg. No. 23,032
Randy A. Gregory	Reg. No. 30,386
Mark S. Matkin	Reg. No. 32,268
James L. Price	Reg. No. 27,376
Deepak Malhotra	Reg. No. 33,560
Mark W. Hendricksen	Reg. No. 32,356
David G. Latwesen	Reg. No. 38,533
George G. Grigel	Reg. No. 31,166
Keith D. Grzelak	Reg. No. 37,144
Lance R. Sadler	Reg. No. 38,605
James D. Shaurette	Reg. No. 39,833

and also attorneys Michael L. Lynch (Reg. No. 30,871) and Lia Pappas Dennison (Reg. No. 34,095) of Micron Technology, Inc., as its attorneys

with full power of substitution to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

The Assignee certifies that the above-identified Assignment has been reviewed and to the best of Assignee's knowledge and belief, title is in the Assignee.

Please direct all correspondence regarding this application to:

Wells, St. John, Roberts, Gregory & Matkin P.S.
Attn: Mark S. Matkin
601 W. First Avenue, Suite 1300
Spokane, WA 99201-3828

Telephone: (509) 624-4276
Facsimile: (509) 838-3424

MICRON TECHNOLOGY, INC.

Dated: July 21, 1999 By: _____

Name: Michael L. Lynch, Esq.
Title: Chief Patent Counsel